Abstract -An angledetector with a digital output is described. The component is meant as an alternative to the traditional slide potentiometer used as volume control in many hearing aid applications. The component is based on the use of magnetic field sensitive MOSFET's (MAGFET's) detecting the position of a tiny bar magnet placed above a silicon chip. Because of the galvanic separation between the anglesetting bar magnet and the electrical circuit, this component is insensitive to the rather hostile environment hearing aids are exposed to. The lifetime of the component is thereby increased significantly. The electrical circuit contains a switched current A/D -D/A conversion system for offset compensating the MAGFET's and for converting the MAGFET signal currents into a digital output proportional to the input angle. It is implemented using a commercially available 1.5 pm CMOS process.
I. INTRODUCTION
The volume control in hearing aid systems is often realized with a traditional slide potentiometer. Due to the hostile and humid environment in which it has to operate and the galvanic contact between the metal pointer and the carbon slide, the lifetime of the component is rather limited. One way of avoiding the galvanic contact is letting magnetic field sensitive transistors detect the position of a movable bar magnet as shown by Figure 1 . An iron disk is placed beneath the chip to focus the magnetic field applied to the MAGFET's. The bar magnet can make a 27r turn (there can be a physical stop to make only one turn possible) and two MAGFET's are used. One is placed at the angle 0 = 0 and one is placed at the angle 0 = 7r f 2. On the assumption that the differential output current of a MAGFET is proportional to the magnetic flux through it 131, a possible Angle to Current-transfer where the angle position is to be represented by a 7 bit digital number proportional to the input angle. The two most significant bits (MSB) can be determined by simply reading the signs of the two MAGFET currents. This will divide the input angle into four equally sized intervals which can be represented by the two most significant bits. The dimensions, the biasing and the topology of the MAGFET will influence important values such as sensitivity to magnetic field, linearity, noise, offset errors and the use of power and area. Measurements and calculations concerning MAGFET characteristics can be found in [4] . In this specific project the MAGFET has been implemented using ffour two-drain MAGFET's in cascade as shown in Figure 4 . The dimensions of each MAGFET is W / L = 62pm/62pm and a common centroid structure has been used for the layout for lowering offset errors. FET current which is to be measured and the sign of the resulting current appears at the output of the comparator. This sign signal is both shifted into the shift register and passed to the control unit. Depending on the sign the control unit decides whether the accumulator should accumulate the output from the staircase generator (sign is positive) or not (sign is negative). The same scheme now is repeated for 2.MSB and so on, and the staircase outputs are only accumulated when the output of the comparator is positive. The digital number representing the offset error is now stored in the shift register and is ready for D/A conversion of Mode 2. D / A conversion : In this mode the operation of the staircase generator and the accumulator is the same but the comparator is not used. Instead the digitally stored offset current is now shifted out from the shift register, into the control unit (FSM), to control the accumulation of the current pulses from the staircase generator. The resulting output of the accumulator is subtracted from the uncompensated MAGFET current and stored in a current copier.
The compensating subtraction and inversion of current signals are carried out with the use of the basic building blocks of the switched current circuitry, the current copiers [5] . The current-copiers used in this system are designed as shown in Figure 6 . Because of the large current consumption of the MAG-FET, a current copier is used to sample and hold the MAGFET current. The MAGFET now only has to be turned on for one clock cycle for measuring the MAGFET current. The operating clock frequency for the switched current system is 25 kHz. An angledetection has to be done at every 100 ms meaning that the turn on dutycycle for the MAGFET is less than 0.1 %. The total process of Mode 2 is carried out in 32 clock cycles making the turn on dutycycle for the entire circuit (including all digital operations) less than 2 %. After n clock cycles the contents of the accumulator will therefore be given by:
In the ideal case we would like to have c = 0.5, because it would result in a linear conversion. But because of the errors in the staircase generator and in the accumulator this will not be the case. To see how variations in c will influence the linearity of the D/A converter we will make 
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In our case with c = 0.52 we get DR = 388.6 which equals 8.6 bit.
V. EXPERIMENTAL RESULTS
The circuit has been laid out in an industry standard 1.5pm CMOS process. The chip size is 2 mm x 2 mm and the circuitry uses approximately 60 % of this area. The reason for the chip size being this big is that it should fit to the bar magnet, which for practicly reasons could not be made smaller. The dimensions of the bar magnet are 0.5 mm x 0.65 mm x 2 mm (HWL). The MAGFET will be exposed to a magnetic field in the range of f0.25T. 
